Is Verilog with variable as a bi

Is Verilog with variable as a bitselectbitslice synthesizable? - Stack Overflow
Is the following Verilog code always synthesizable?I'm trying to use a variable as a bit select i
Is Verilog with variable as a bitselectbitslice synthesizableStack Overflow
admin2小时前
00