is there a way to see the intern

verilog - In a testbench, is there a way to see the internal declared regswires of a module without having to connect them to po
Let's say we're trying to write a VerilogSystemVerilog testbench code named SC_TB for module
admin5小时前
10